	Substitute Form PTO-1449	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 10559-268001	Application No. 09/747,019
	Information Disclosure Statement by Applicant JUN 1 2004 Subse several sheets if necessary) (37 CFR §1.9879)	Applicant Debra Bernstein et al.		
		Filing Date December 21, 2000	Group Art Unit 2124	

& TRADEMAN								
Foreign Patent Documents or Published Foreign Patent Applications								
Examiner Initial	Desig.	Document	Publication	Country or			Trans	slation
muai	ID	Number	Date	Patent Office	Class	Subclass	Yes"	. No≝
	AA	WO 01/50679	07/12/2001	WIPO	F	RECEI	VE	b
	AB	WO 01/50247	07/12/2001	WIPO			V there has	
	AC	WO 01/48619	07/05/2001	WIPO		JUN 0 7	2004	
	AD	WO 01/48606	07/05/2001	WIPO	Tec	hnology Ce	nter 21	00
	AE	WO 01/48599	07/05/2001	WIPO				
	AF	WO 01/48596	07/05/2001	WIPO				
	AG	WO 01/41530	06/14/2001	WIPO				
	AH	WO 01/16782	03/08/2001	WIPO		- · · · · · · · · · · · · · · · · · · ·		
SR	ΑI	WO 01/16770	03/08/2001	WIPO				
	AJ	WO 01/16769	03/08/2001	WIPO				
	AK	WO 01/16718	03/08/2001	WIPO				-
	AL	WO 01/15718	03/08/2001	WIPO				
	AM	WO 97/38372	10/16/1997	WIPO				
	AN	WO 94/15287	07/07/1994	WIPO				
	AO	EP 0 809 180	11/26/1997	Europe				
	AP	EP 0 745 933	12/04/1996	Europe				
	AQ	EP 0 633 678	01/11/1995	Europe				-
	AR	EP 0 464 715	01/08/1992	Europe				
	AS	EP 0 379 709	08/01/1990	Ешгоре				
1	AT	59111533	06/27/1984	Japan				

Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner	Desig.	<u> </u>		
Initial	ID	Document		
SR	AU	Agarwal et al., "April: A Processor Architecutre for Multiprocessing," Proceedings of the 17 th Annual International Symposium on Computer Architecutre, IEEE, pp. 104-114.		
SK	AV	Byrd et al., "Multithread Processor Architectures," <i>IEEE Spectrum</i> , Vol. 32, No. 8, New York, 1 August 1995, pp. 38-46.		
SA	AW	Chang et al., "A New Mechanism For Improving Branch Predictor Performance," IEEE, pp. 22-31 (1994).		

Examiner Signature	0	Date Considered	rd.
\ \ <i>JUILVVI</i> N\ V+ \ <i>U \III\ </i>	Ru	7/30/0	}
EXAMINER: Initials citation considered. Dray	Ine through citation if no	t in conformance and not	considered. Include copy of this form with
next communication to applicant.			
•			Substitute Disclosure Form (PTO-1449)

Substitute Form PTO-1449	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 10559-268001	Application No. 09/747,010 RECEIVED
Information Disclosure Statement by Applicant		Applicant Debra Bernstein et al.	HECEIVED Jun 0 7 2004
JUN 0 4 2004 Suse several sh	eets if necessary)	Filing Date December 21, 2000	Group Art Unit 2004 7 2004 2124 Tachnology Center 210

A TO LOEMA	TOSITIONS OCITION					
	Other Documents (include Author, Title, Date, and Place of Publication)					
Examiner	Desig.	Desimont				
Initial	ID	Document Document Distinguish Distinguish Distinguish December 2nd and Missesset 2nd And Mi				
	AX	Doyle et al., <i>Microsoft Press Computer Dictionary</i> , 2 nd ed., Microsoft Press, Redmond, Washington, USA, 1994, p. 326.				
	AY	Farkas et al., "The multicluster architecture: reducing cycle time through partitioning," IEEE, vol. 30, December 1997, pp. 149-159.				
\ \ \\	AZ	Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, 1995, pp. 146-156.				
	AAA	Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," <i>Journal of Parallel and Distributed Computing</i> , Academic Press, Duluth, Minnesota, USA, vol. 40, no. 1, 10 January 1997, pp. 103-117.				
	ABB	Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 1998.				
	ACC	Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5 th Annual 1EEE Symposium on Field-Programmable Custom Computing Machines, 1997.				
	ADD	Hennessy et al., "Computer Organization and Design: The Hardware/Software Interface," Morgan Kaufman Publishers, 1998, pp. 476-482.				
	AEE	Hyde, R., "Overview of Memory Management," Byte, vol. 13, no. 4, 1998, pp. 219-225.				
4	AFF	Intel, "1A-64 Application Developer's Architecture Guide," Rev.1.0, May 1999, pp. 2-2, 4-29 to 4-31, 7-116 to 7-118 and c-21.				
3R	AGG	Keckler et al., "Exploiting fine grain thread level parallelism on the MIT multi-ALU processor," IEEE, June 1998.				
	AHH	Litch et al., "StrongARMing Portable Communications," IEEE Micro, 1998, pp. 48-55.				
	AII	Mendelson et al., "Design Alternatives of Multithreaded Architecture," <i>International Journal of Parallel Programming</i> , vol. 27, no. 3, Plenum Press, New York, USA, June 1999, pp. 161-193.				
	АЈЈ	Paver et al., "Register Locking in Asynchronous Processor Computer Design: VLSI Processors," ICCD '92 Proceedings, IEEE 1992 International Conference, 1992, pp. 385-398				
	AKK	Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online!, 13 November 1998.				
	ALL	Thistle et al., "A Processor Architecture for Horizon," IEEE, 1998, pp. 35-41.				
	AMM	Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28th Annual Hawaii International Conference on System Sciences, 1995, pp. 191-201.				
	ANN	Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines," 1998.				
	AOO	Turner et al., "Design of a High Performance Active Router," Internet Document, Online, 18 March 1999.				
	APP	Vibhatavanijt et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, 21-24 August 2000, pp. 362-359.				
	AQQ	Wadler, "The Concatenate Vanishes," University of Glasgow, December 1987 (revised November 1989), pp. 1-7.				
1	ARR	Waldspurger et al., "Register Relocation: Flexible Contents for Multithreading," Proceedings of the 20th Annual International Symposium on Computer Architecture," 1993, pp. 120-130.				

Examiner Sighature	Date Considered
CANNOT SIGNATURE OF THE PARTY O	
I Dalli NIA I Wand NA	1 712010 1
	1130101
EXAMPLE: Initials citation considered Draw line through citation if no	ot in conformance and not considered. Include copy of this form with
next communication to applicant.	
	Substitute Disclosure Form (PTO-1449)

Substitute Form PTO-1449

U.S. Department of Commerce Patent and Trademark Office

Information Disclosure Statement

By Applicant

Debra Bernstein et al.

Filing Date

December 21, 2000

Page 1.98(6)

Sincet 3 of 3

Application No. 09/747,019

Applicant

Debra Bernstein et al.

Filing Date

December 21, 2000

TRADENIA

RADEMI		ocuments (include Author, Title, Date, and Place of Pub	lication N 0 7 2004
Examiner Initial	Desig. ID	Document	Technology Center 21
SR	ASS	Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, for Custom Computing Machines, 1993.	

EXAMINER: Initials citation considered Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Substitute Disclosure Form (PTO-1449)

BEST AVAILABLE COPY